System-on-chip is becoming a core technology in a growing range of consumer and other electronic devices. Cornerstones of system-on-chip designs are analog and mixed signal (AMS) designs, which are integrated circuits required at the interfaces with the real world environment. The verification of AMS designs is concerned with the assurance of correct functionality, in addition to checking robustness with respect to different types of inaccuracies like parameter tolerances, nonlinearities, etc. AMS components, however, are considered a bottleneck in improving the overall performance of the system and the factor for enhancement of the first silicon success rate. The failure of AMS circuits has been one of the major causes for the high design re-spun rate. To respond to these challenges and due to the limitations of simulation techniques (long simulation runs, inaccurate results, etc.), formal verification of AMS designs emerged as a new area of research [1] . Formal verification is a technology based on using computerized algorithms to the mathematical reasoning about the correctness of designs and has been used in the past two decades exclusively for digital design and software verification. In the context of AMS verification, several successful approaches of formal and semi-formal methods have been deployed, such as Model Checking, Constraint based verification, Run-time verification, and Assertion based verification [1] . In this contribution, we provide a review of the state-ofthe-art in AMS formal verification and present advanced approaches that handle continuous as well as discretetime designs with both linear and non-linear behaviors. For instance, we present algorithms and methodologies for the automatic verification of analog and mixed signal designs using a combination of computer algebra [2], model checking [3] and run-time verification [4] . We study the dynamical characteristics of such systems [5] , and develop algorithms that enable the verification of AMS circuits with high dimensional state space and complex non-linear behavior, such as oscillators [4, 5, 7] , modulators [2, 3, 4] , and amplifiers [6] . The above formal verification efforts are based on the computation of finite-state conservative abstraction of AMS designs. We use predicate abstraction to guarantee property preservation by the abstract model. Due to the over-approximation of the abstraction, some properties are difficult to verify using this method; we overcome such limitation by developing a bounded model checking (BMC) approach. The principle of BMC is to search for a counter-example of a property that can be checked against the model for bounded k-steps over interval based domains. We further extend the BMC with an induction based verification engine to prove properties for AMS models described using difference equations. Another direction pursued when model checking fails is a program monitoring (run-time verification) approach. Run-time verification is a technique for checking whether an execution of the design model under verification violates the given properties. No computational model needs to be generated prior to the verification, avoiding state space explosion. By employing logical monitors, an efficient analysis of the results is achieved, avoiding exhaustive inspection, by testing whether a given behavior satisfies a property.
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